Principal Design Verification Engineer

New Principal Design Verification Engineer San Jose, CA Apply Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. Discover more at www.asteralabs.com . Job Description We are seeking a  Principal Design Verification Engineer with strong problem-solving abilities and a passion for developing robust verification methodologies for complex ASICs. The ideal candidate will have a solid background in SystemVerilog and experience with C/C++, Python, or similar scripting languages. This role involves full lifecycle verification—from planning and test development to debugging and coverage closure—contributing to the success of cutting-edge SoC designs. Key Responsibilities Lead the functional verification of advanced ASICs, including test planning, development, execution, and coverage analysis. Collaborate closely with software and system validation teams to create and execute test plans on emulation platforms. Apply both directed and constrained-random verification techniques using SystemVerilog/UVM and other relevant tools. Debug test failures, analyze coverage results, and close functional coverage gaps to ensure comprehensive verification. Work with RTL designers to troubleshoot and resolve design issues. Drive verification strategy and methodology for SoCs in server and networking applications. Required Qualifications Bachelor’s degree in Electrical Engineering (Master’s preferred). 8+ years of experience in SoC verification, particularly for server and networking applications. Expertise in SystemVerilog/UVM and hands-on experience across the full verification lifecycle. Proficiency with industry-standard simulators, version control, and regression systems. Strong debugging and coverage analysis skills. Experience developing and executing test sequences, generating stimuli, and identifying verification holes. Familiarity with verification of switching architectures, including packet processing and forwarding engines. Excellent communication skills and ability to work independently with minimal supervision. Preferred Qualifications Experience with third-party Verification IP for protocols such as PCIe, Ethernet, and InfiniBand. Background in Network-on-Chip (NoC) architectures for smart NICs and AI accelerators. Knowledge of Ethernet/PCIe switching and central buffer architectures.   The base salary range is $209,000.00 USD – $230,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.   We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities. Apply for this job * indicates a required field First Name * Last Name * Preferred First Name Email * Phone Resume/CV Attach Attach Dropbox Google Drive Enter manually Enter manually Accepted file types: pdf, doc, docx, txt, rtf Cover Letter Attach Attach Dropbox Google Drive Enter manually Enter manually Accepted file types: pdf, doc, docx, txt, rtf LinkedIn Profile Website How many years of full-time experience do you have relevant to the role? Select... Are you open to relocation and if so, to what location(s)? * I have reviewed and consented to the privacy policies. Select... Submit application